



FIG. 1




**FIG. 2A**




**FIG. 2B**

The diagram shows two waveforms, 21 and 22, which are square waves. Waveform 21 is a high-level signal, and waveform 22 is a low-level signal. Both waveforms are shown within dashed rectangular boxes. Above each box, a 'logic signal' is indicated by a Y-shaped symbol. Below each box, a 'Vth control signal' is indicated by a Y-shaped symbol. The timing of the signals is such that the logic signal is high when the Vth control signal is high, and the logic signal is low when the Vth control signal is low.




**FIG. 2C**



3/11

FIG. 3



4/11

FIG. 4A






FIG. 4B



5/11

FIG. 5



6/11

FIG. 6A




FIG. 6B




FIG. 6C




FIG. 6D




FIG. 7A




FIG. 7B




FIG. 7C




FIG. 7D




FIG. 8A




FIG. 8B




FIG. 8C




FIG. 8D




FIG. 8E




FIG. 8F




FIG. 8G





FIG. 8H





9/11

FIG. 9A





FIG. 9B



10/11

FIG. 10A




FIG. 10B





FIG. 10C



## EXPLANATION OF REFERENCE

11: logic portion, 12: memory portion, 13: detecting portion, 14: Vth control, 15: antenna,  
5 18: reader/writer, 20: substrate, 21: n-type transistor, 22: p-type transistor, 23: second gate  
electrode, 24: second gate electrode, 25: second gate insulating film, 26: source or drain  
region, 27: source or drain region, 28: source or drain region, 29: source or drain region,  
30: channel forming region, 31: channel forming region, 32: first gate insulating film, 33:  
first gate electrode, 34: first gate electrode, 35: source or drain wiring, 36: source or drain  
10 wiring, 37: source or drain wiring, 51: timing control, 52: instruction decoder, 53: register  
array, 54: address logic and buffer, 55: data bus interface, 56: ALU, 57: instruction register,  
59: substrate, 60: substrate, 61: wireless tag, 63: memory, 64: D/A converter portion, 65:  
buffer, 70: address bus, 71: address comparator, 72: address memory, 73: counter, 74: reset  
signal generating circuit, 75: discriminating circuit, 76: discriminating reference data  
15 memory, 77: EXOR circuit, 78: EXOR circuit, 79: EXOR circuit, 80: EXOR circuit, 81:  
NOR circuit, 82: latch circuit, 84: substrate, 85: element group, 86: terminal portion, 87:  
conductive particle, 88: resin, 91: curve, 92: curve, 93: curve, 94: display portion, 95:  
reader/writer, 96: wireless tag, 97: product, 2301: protective layer, 2302: element group,  
2303: protective layer, 2304: antenna, 2305: drain electrode, 2306: source electrode, 2307:  
20 gate electrode